Linear Sequential Arrays: Pipelining Arithmetic Data Paths

نویسنده

  • Marianne E. Louie
چکیده

Arithmetic algorithms typically use broadcasting for the distribution of control data to all bit slices in the data path. Since routing delays grow as a function of fanout and routing distance, broadcasting delays grow as a function of precision in arithmetic implementations. Broadcasting in the critical path degrades performance and causes implementations of diiering precisions to experience diierent cycle times. We present the linear sequential array (LSA) that replaces broadcasting in iterative arithmetic data paths with a pipelining scheme. With an LSA's local routing, the critical path is independent of precision. The modular design of the LSA enables precision to be extended by simply appending modules. Combinational logic hardware requirements of the LSA are the same as that of a conventional design, but the LSA generally requires more latches for delaying the transfer of data to modules farther down the pipeline. This paper discusses the LSA for general arithmetic data paths. It provides a method to convert any iterative arithmetic data path from a broadcasting approach to an LSA scheme.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fault-tolerance and two-level pipelining in VLSI systolic arrays

This paper addresses two important issues in systolic array designs: fault-tolerance and two-level pipelining. The proposed "systolic" fault-tolerant scheme maintains the original data flow pattern by bypassing defective cells with a few registers. As a result, many of the desirable properties of systolic arrays (such as local and regular communication between cells) are preserved. Two-level pi...

متن کامل

Optimal Synthesis of Processor Arrays withPipelined Arithmetic

Two-level pipelining in processor arrays (PAs) involves pipelining of operations across processing elements (PEs) and pipelining of operations in functional units in each PE. Although it is an attractive method for improving the throughput of PAs, existing methods for generating PAs with two-level pipelining are restricted and cannot systematically explore the entire space of feasible designs. ...

متن کامل

Compiling Regular Computations to Fine-Grained Linear Processor Arrays

Fine-grained linear processor arrays are an important class of architectures for obtaining high performance on computationally intensive algorithms with large data sets, as found prevalently in digital signal processing and scientiic computing. The vast number of processing elements on these architectures provides a immense amount of potential parallelism but at the price of limited interconnec...

متن کامل

Technical Report an Enhanced Co-scheduling Method Using Reduced Ms-state Diagrams 1

Instruction scheduling methods based on the construction of state diagrams (or automatons) have been used for architectures involving deeply pipelined function units. However, the size of the state diagram is prohibitively large, resulting in high execution time and space requirement, which in turn, restrict the use of these methods. In this paper, we develop the underlying theory for reducing ...

متن کامل

An Enhanced Co-Scheduling Method Using Reduced MS-State Diagrams

Instruction scheduling methods based on the construction of state diagrams (or automata) have been used for architectures involving deeply pipelined function units. However, the size of the state diagram is prohibitively large, resulting in high execution time and space requirement. In this paper, we present a simple method for reducing the size of the state diagram by recognizing unique paths ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994